X-Git-Url: https://git.libre-soc.org/?a=blobdiff_plain;f=shakti%2Fm_class%2Flibre_3d_gpu.mdwn;fp=shakti%2Fm_class%2Flibre_3d_gpu.mdwn;h=4c001382026c5520668c0db4cf504d457e842e96;hb=fe095ace2d0f82e9405e2699eb106d3b53e5de0c;hp=6619911639839c63c9d6e474f20ce86d8cfad541;hpb=373074c7e8294e582e14ecbf625d020ad4a6a555;p=libreriscv.git

diff --git a/shakti/m_class/libre_3d_gpu.mdwn b/shakti/m_class/libre_3d_gpu.mdwn
index 661991163..4c0013820 100644
--- a/shakti/m_class/libre_3d_gpu.mdwn
+++ b/shakti/m_class/libre_3d_gpu.mdwn
@@ -81,7 +81,7 @@ modifying llvm for RISC-V to do the heavy-lifting instead.
 Then it just becomes a matter of adding vector / SIMD / parallelisation
 extensions to RISC-V, and adding support in LLVM for the same:
 
->https://lists.llvm.org/pipermail/llvm-dev/2018-April/122517.html>
+<https://lists.llvm.org/pipermail/llvm-dev/2018-April/122517.html>
 
 So if considering to base the design on RISC-V, that means turning RISC-V
 into a vector processor. Now, whilst Hwacha has been located (finally),