projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 62b3e36) | patch
hdl.{ast,dsl},back.rtlil: track source locations for switch cases.
authorwhitequark <whitequark@whitequark.org>
Tue, 9 Jul 2019 19:18:02 +0000 (19:18 +0000)
committerwhitequark <whitequark@whitequark.org>
Tue, 9 Jul 2019 19:26:47 +0000 (19:26 +0000)
commit00c5209a4760ccf1eb84931aafd4c6a5396b40ae
tree2181b71efb503074fce855ea63c8570387860fcatree
parent62b3e36612504aa5fab4182541a240807aafde6ecommit | diff
hdl.{ast,dsl},back.rtlil: track source locations for switch cases.

This is a very new Yosys feature, and will require a Yosys build
newer than YosysHQ/yosys@93bc5aff.
nmigen/back/rtlil.py diff | blob | history
nmigen/hdl/ast.py diff | blob | history
nmigen/hdl/dsl.py diff | blob | history
nmigen/hdl/xfrm.py diff | blob | history