projects / libre-riscv-dev.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4a6eda7) | patch
[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Mon, 25 May 2020 01:19:55 +0000 (01:19 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Mon, 25 May 2020 01:19:56 +0000 (02:19 +0100)
commit023bd228e8907a82eb2ad05eff5dccde99531018
tree7709b35ee10826d2b590ce94ec4b8e8ba51fdeeatree
parent4a6eda7f0b366514621d7ea83a7e6302dd7088d4commit | diff
[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be zero
4d/3ef67788132872c0198bc9c6e66791a794808e [new file with mode: 0644] blob
Libre RISC-V Mailing list Archives (accessible via public-inbox)