projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ae27d7f) | patch
hdl.mem: fix naming of registers inside unnamed memories.
authorwhitequark <cz@m-labs.hk>
Tue, 2 Jul 2019 18:37:02 +0000 (18:37 +0000)
committerwhitequark <cz@m-labs.hk>
Tue, 2 Jul 2019 18:45:35 +0000 (18:45 +0000)
commit03c64038e8ff74a1f54802671f802a2048557330
tree7902328272490f3636790b2fe9af712a5aa85001tree
parentae27d7f7153d4570a07b1c9172b8f52ecef1ed61commit | diff
hdl.mem: fix naming of registers inside unnamed memories.

Before this commit, `None` would leak into the vcd file with pysim.
nmigen/hdl/mem.py diff | blob | history