projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1291015) | patch
cpu: Make the indirect predictor into a SimObject
authorJairo Balart <jairo.balart@metempsy.com>
Sun, 6 Jan 2019 21:26:12 +0000 (22:26 +0100)
committerJairo Balart <jairo.balart@metempsy.com>
Mon, 13 May 2019 11:43:50 +0000 (11:43 +0000)
commit0473f8f65f8c70ddaf55e9f90b99631a9baacaa7
treec3aaded4e4c9b235e8e4e0bba26f880f44bf99c0tree
parent129101524aee88d2e25f3d835a59dcd1db607fb8commit | diff
cpu: Make the indirect predictor into a SimObject

Change-Id: Ice6549773def7d3e944fae450d4a079bc351e2ba
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/15319
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/cpu/pred/BranchPredictor.py diff | blob | history
src/cpu/pred/SConscript diff | blob | history
src/cpu/pred/bpred_unit.cc diff | blob | history
src/cpu/pred/bpred_unit.hh diff | blob | history
src/cpu/pred/indirect.cc diff | blob | history
src/cpu/pred/indirect.hh diff | blob | history
src/cpu/pred/simple_indirect.cc [new file with mode: 0644] blob
src/cpu/pred/simple_indirect.hh [new file with mode: 0644] blob