projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0ea61b1) | patch
alter set_csr to call get_csr, will make csrrw* easier
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 13 Nov 2018 13:52:48 +0000 (13:52 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 13 Nov 2018 13:52:48 +0000 (13:52 +0000)
commit0655ff269db3611e0de73382499889a5b6371b44
tree26831f5926a2b01c013a7e9ad924ea3e33438817tree
parent0ea61b1f3030b79bd79baeaee256e7c3903986ebcommit | diff
alter set_csr to call get_csr, will make csrrw* easier
riscv/processor.cc diff | blob | history
riscv/processor.h diff | blob | history
Simple-V augmented version of spike