projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8981e57) | patch
htif: catch proper store exception (#44)
authorGarret Kelly <Garret.Kelly@gmail.com>
Sat, 21 May 2016 22:41:28 +0000 (18:41 -0400)
committerAndrew Waterman <waterman@eecs.berkeley.edu>
Sat, 21 May 2016 22:41:28 +0000 (15:41 -0700)
commit065ad6b114d006fda2d4ca6298c36c31e698b377
treefb36a4dfd2d3538f0351733316e6812e1b6b5d89tree
parent8981e571623dba178d3aac147696772c8f9050bdcommit | diff
htif: catch proper store exception (#44)

The sim's debug_mmu will generate a trap_load_access_fault if the load
fails, not a trap_store_access_fault.  This doesn't materially affect
exection, but results in a nicer log message.
riscv/htif.cc diff | blob | history
Simple-V augmented version of spike