projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 46a79f7) | patch
arch-arm: Remove SCTLR.VE bit
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Fri, 2 Nov 2018 10:33:30 +0000 (10:33 +0000)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Wed, 7 Nov 2018 15:22:43 +0000 (15:22 +0000)
commit07a2fd7ec2fbcd7fcb0b10968dc9c738d67adda2
treef78a23d35d85c863a93f9c27235fb12921dbe5c6tree
parent46a79f7d10f7b8eabd4e3bb45ff50959d04a2571commit | diff
arch-arm: Remove SCTLR.VE bit

ARMv8 has removed SCTLR.VE bit which is now hardcoded to 0. We are
removing it from gem5 since we were not handling it anyway.

Change-Id: Ibde2db45c7f8add4a3188f2cb8c23701a6088d03
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/13998
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
src/arch/arm/faults.cc diff | blob | history
src/arch/arm/miscregs_types.hh diff | blob | history