projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 034b9ec) | patch
synth_intel: Remove incomplete Arria 10 GX support.
authorMarcelina Kościelnicka <mwk@0x04.net>
Thu, 20 Aug 2020 19:59:37 +0000 (21:59 +0200)
committerMarcelina Kościelnicka <mwk@0x04.net>
Thu, 20 Aug 2020 23:46:06 +0000 (01:46 +0200)
commit082cbcb4c7c4fa6984f86f8edb2e1d16e8ad3a41
tree8c901d28e7fbdb2ccbee2103543d2f5fd54c4703tree
parent034b9ec7161d67e861b1befcc4c550bff4481387commit | diff
synth_intel: Remove incomplete Arria 10 GX support.

The techmap rules for this target do not work in the first place (note
lack of >2-input LUT mappings), and if proper support is ever added,
it'd be better placed in the synth_intel_alm backend.
techlibs/intel/Makefile.inc diff | blob | history
techlibs/intel/arria10gx/cells_arith.v [deleted file] blob | history
techlibs/intel/arria10gx/cells_map.v [deleted file] blob | history
techlibs/intel/arria10gx/cells_sim.v [deleted file] blob | history
techlibs/intel/synth_intel.cc diff | blob | history