projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6eb5282) | patch
ice40: fix implicit signal in specify, also clamp negative times to 0
authorEddie Hung <eddie@fpgeh.com>
Wed, 4 Mar 2020 23:28:17 +0000 (15:28 -0800)
committerEddie Hung <eddie@fpgeh.com>
Wed, 4 Mar 2020 23:28:17 +0000 (15:28 -0800)
commit0930c00f038453685bf4d8f5366db7fe71f54cf8
tree74e2fec19540a73820c7dc39b3ab97026c07a0edtree
parent6eb528277e73a978ace7d6f693215d9ff92f898dcommit | diff
ice40: fix implicit signal in specify, also clamp negative times to 0
techlibs/ice40/cells_sim.v diff | blob | history