projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0a7667a) | patch
add a test which does both sc and rfid, and does rudimentary
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 20 Oct 2023 21:09:22 +0000 (22:09 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 27 Oct 2023 13:59:15 +0000 (14:59 +0100)
commit09ad5ca142ebdeb4a8767c737bb26e9456730f1c
treed8daa7be9dc5ea90a1d0e74b5e4161210aca9dbatree
parent0a7667ac4b3551294ba18149f5d68b4a156b29d7commit | diff
add a test which does both sc and rfid, and does rudimentary
checking that they are executed in expected order by setting some GPRs.
a whole bunch of NOPs were added to get the assembler to start at 0xc00
with a jump right at the start. terrible hack but does the job.
src/openpower/test/trap/trap_cases.py diff | blob | history