projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cbf417c) | patch
arm: make the PseudoLRU tags the default for the O3_ARM_v7aL2
authorAnthony Gutierrez <atgutier@umich.edu>
Mon, 28 Jul 2014 16:22:00 +0000 (12:22 -0400)
committerAnthony Gutierrez <atgutier@umich.edu>
Mon, 28 Jul 2014 16:22:00 +0000 (12:22 -0400)
commit0ac462459522771c7836f5f53e82c6a679c256ca
tree7c5b370bcb8f3ab8bec669e410ddc6a3393f6845tree
parentcbf417c71322de6aee0afd9ca11444f935c1cd80commit | diff
arm: make the PseudoLRU tags the default for the O3_ARM_v7aL2

the Cortex-A15 has a random replacement policy for its L2 cache. see the
Cortex-A15 Technical Reference Manual 1.7 About the L2 memory system. this
patch makes the PseudoLRU tags the default for the ARM O3 CPU's L2 cache.
configs/common/O3_ARM_v7a.py diff | blob | history