projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 74665ea) | patch
intel/genxml: Add a partial TCCNTLREG definition
authorKenneth Graunke <kenneth@whitecape.org>
Mon, 2 Dec 2019 07:01:19 +0000 (23:01 -0800)
committerKenneth Graunke <kenneth@whitecape.org>
Wed, 11 Dec 2019 00:19:33 +0000 (16:19 -0800)
commit0b74f85870155222be3ed4c342b776ef0cae8aaa
tree19d73294f6b2f25e8555722a9b8dbb3237abd6ddtree
parent74665eaf3a44d3af5a136996ccbe39035306e8e5commit | diff
intel/genxml: Add a partial TCCNTLREG definition

TCCNTLREG contains additional cache programming settings.  In
particular, there are several write combining controls we'd like to use.

Acked-by: Jason Ekstrand <jason@jlekstrand.net>
src/intel/genxml/gen11.xml diff | blob | history