projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3db3f83) | patch
arm: Make ID registers ISA parameters
authorAndreas Sandberg <Andreas.Sandberg@arm.com>
Mon, 7 Jan 2013 18:05:35 +0000 (13:05 -0500)
committerAndreas Sandberg <Andreas.Sandberg@arm.com>
Mon, 7 Jan 2013 18:05:35 +0000 (13:05 -0500)
commit0d1ad50326a13a24daed916a069fc9f45775f51d
tree69402307a753e23fb617538b93ad485f8e5b9598tree
parent3db3f83a5ea4b9565db1ab6b22d18e2b33ecef98commit | diff
arm: Make ID registers ISA parameters

This patch makes the values of ID_ISARx, MIDR, and FPSID configurable
as ISA parameter values. Additionally, setMiscReg now ignores writes
to all of the ID registers.

Note: This moves the MIDR parameter from ArmSystem to ArmISA for
consistency.
src/arch/arm/ArmISA.py diff | blob | history
src/arch/arm/ArmSystem.py diff | blob | history
src/arch/arm/isa.cc diff | blob | history
src/arch/arm/system.cc diff | blob | history