projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 77a4f71) | patch
Revert "add inv option to svshape2 (only 1 bit)"
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 3 Sep 2022 12:13:55 +0000 (13:13 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 3 Sep 2022 12:13:55 +0000 (13:13 +0100)
commit0d7d7b0059cf5835461b5b2e1d9fa2352f8f6d4d
treeb6b9bfabb4d6c67721fe63ac0b93d7a7dfc2561ftree
parent77a4f7104968859385e0b8117ea74041cbe6e436commit | diff
Revert "add inv option to svshape2 (only 1 bit)"

This reverts commit 77a4f7104968859385e0b8117ea74041cbe6e436.

the reason is that the inclusion of an inv bit can only be
done by reducing the range of "offset", from 0-15 to 0-7.

as this is the *only way* to get at elements on EXTRA2-encoding
it is considered "unwise"
openpower/isa/simplev.mdwn diff | blob | history
openpower/isatables/fields.text diff | blob | history
src/openpower/decoder/isa/test_caller_svshape2.py diff | blob | history
src/openpower/sv/trans/svp64.py diff | blob | history