projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5db96b8) | patch
abc9: Add wire delays to synth_ice40
authorDavid Shah <dave@ds0.me>
Wed, 26 Jun 2019 10:39:44 +0000 (11:39 +0100)
committerDavid Shah <dave@ds0.me>
Wed, 26 Jun 2019 10:39:44 +0000 (11:39 +0100)
commit0dd850e6552a74430559ed63c3a9a67aa1c84512
tree7aa49a38e06a3dba641096066c3fc7f06a224217tree
parent5db96b8aec7be2fb864d0f41ef21bb5168fa6b5ccommit | diff
abc9: Add wire delays to synth_ice40

Signed-off-by: David Shah <dave@ds0.me>
techlibs/ice40/synth_ice40.cc diff | blob | history