projects / lambdasoc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 90f948e) | patch
add name to HyperRAM module so as to be able to pass name
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 22 Apr 2022 11:56:10 +0000 (12:56 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 22 Apr 2022 11:56:10 +0000 (12:56 +0100)
commit0fd877d2227d3c563b6bf60bcbc205455667a26d
tree9bd24982d9627a48da3acc8f65fd61b79ff83998tree
parent90f948e59d2714180670ade952c3470563e45ba9commit | diff
add name to HyperRAM module so as to be able to pass name
to resource bus.  this allows multiple HyperRAM modules to be added
lambdasoc/periph/hyperram.py diff | blob | history