projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fc57ae6) | patch
o3 cpu: fix zero reg problem
authorAndrea Pellegrini <andrea.pellegrini@gmail.com>
Tue, 22 Jan 2013 06:13:28 +0000 (00:13 -0600)
committerAndrea Pellegrini <andrea.pellegrini@gmail.com>
Tue, 22 Jan 2013 06:13:28 +0000 (00:13 -0600)
commit11d5ffa108983d5d9742f0aad23f80c691f285ee
tree9396a4de982dd7441b5117389705acabcb7b0640tree
parentfc57ae640130c2d7610f4ff20a3d8816b88042bfcommit | diff
o3 cpu: fix zero reg problem
There was an issue w/ the rename logic, which would assign a previous physical
register to the ZeroReg architectural register in x86.  This issue was giving
problems for instructions squashed in threads w/ ID different from 0,
sometimes allowing non-mispredicted instructions to obtain a value different
from zero when reading the zeroReg.
src/cpu/o3/rename_map.cc diff | blob | history