projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 04f6158) | patch
cxxrtl.h: Fix incorrect CarryOut in alu when Bits % 32 != 0 && Invert == False
authorAndy Knowles <andy.knowles@gmail.com>
Wed, 12 Aug 2020 09:32:57 +0000 (11:32 +0200)
committerAndy Knowles <andy.knowles@gmail.com>
Wed, 12 Aug 2020 09:32:57 +0000 (11:32 +0200)
commit1227c3681be8e6365e91e77b06dcbe58ff6c7593
tree5c71baa228456d2a286d1788b8261e609801de11tree
parent04f6158bf2ce9a95970f1be435351786f59bed92commit | diff
cxxrtl.h: Fix incorrect CarryOut in alu when Bits % 32 != 0 && Invert == False
backends/cxxrtl/cxxrtl.h diff | blob | history