projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 19b59dd) | patch
[xcc, sim] replaced ble/bleu with bge/bgeu
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Tue, 14 Sep 2010 01:00:08 +0000 (18:00 -0700)
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Tue, 14 Sep 2010 01:00:08 +0000 (18:00 -0700)
commit1583b7a9e256107094946fccb0d22541c9902225
tree898d2c9b066583e9591246b60bae96f5a4fd6347tree
parent19b59dd9a00e6cd68e4f81a116d400289e513402commit | diff
[xcc, sim] replaced ble/bleu with bge/bgeu

This will simplify control logic (since every branch has a logical inverse)
riscv/execute.h diff | blob | history
riscv/insns/bge.h [new file with mode: 0644] blob
riscv/insns/bgeu.h [new file with mode: 0644] blob
riscv/insns/ble.h [deleted file] blob | history
riscv/insns/bleu.h [deleted file] blob | history
Simple-V augmented version of spike