projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b7d0395) | patch
add boiler plate intel nic code
authorAli Saidi <saidi@eecs.umich.edu>
Tue, 19 Sep 2006 00:12:45 +0000 (20:12 -0400)
committerAli Saidi <saidi@eecs.umich.edu>
Tue, 19 Sep 2006 00:12:45 +0000 (20:12 -0400)
commit17b0e9714d4bde7462d4663899bb9498027f6b40
tree464a837d850eb8e076e62d9a6926e9e57516b9d9tree
parentb7d03951268d352254b918fbe1464954828ee8fdcommit | diff
add boiler plate intel nic code

src/SConscript:
    add intel nic to sconscript
src/dev/pcidev.cc:
    fix bug with subsystemid value
src/python/m5/objects/Ethernet.py:
    add intel nic to ethernet.py
src/python/m5/objects/Ide.py:
src/python/m5/objects/Pci.py:
    Move config_latency into pci where it belogs

--HG--
extra : convert_revision : 7163aaf7b4098496518b0910cef62f2ce3dd574d
src/SConscript diff | blob | history
src/dev/i8254xGBe.cc [new file with mode: 0644] blob
src/dev/i8254xGBe.hh [new file with mode: 0644] blob
src/dev/i8254xGBe_defs.hh [new file with mode: 0644] blob
src/dev/pcidev.cc diff | blob | history
src/python/m5/objects/Ethernet.py diff | blob | history
src/python/m5/objects/Ide.py diff | blob | history
src/python/m5/objects/Pci.py diff | blob | history