projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 86ab285) | patch
[sim] renamed sllv to sll (same for other shifts)
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Mon, 13 Sep 2010 02:13:48 +0000 (19:13 -0700)
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Mon, 13 Sep 2010 02:13:48 +0000 (19:13 -0700)
commit19b59dd9a00e6cd68e4f81a116d400289e513402
tree239cae48d29f2138454f998eef8cdea1f2ca1410tree
parent86ab2857102aa614713b6216f8acfcc2b6a2f7c1commit | diff
[sim] renamed sllv to sll (same for other shifts)
13 files changed:
riscv/execute.h diff | blob | history
riscv/insns/sll.h [new file with mode: 0644] blob
riscv/insns/sllv.h [deleted file] blob | history
riscv/insns/sllvw.h [deleted file] blob | history
riscv/insns/sllw.h [new file with mode: 0644] blob
riscv/insns/sra.h [new file with mode: 0644] blob
riscv/insns/srav.h [deleted file] blob | history
riscv/insns/sravw.h [deleted file] blob | history
riscv/insns/sraw.h [new file with mode: 0644] blob
riscv/insns/srl.h [new file with mode: 0644] blob
riscv/insns/srlv.h [deleted file] blob | history
riscv/insns/srlvw.h [deleted file] blob | history
riscv/insns/srlw.h [new file with mode: 0644] blob
Simple-V augmented version of spike