projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4f2b78e) | patch
intel_alm: Add multiply signedness to cells
authorDan Ravensloft <dan.ravensloft@gmail.com>
Wed, 26 Aug 2020 17:44:48 +0000 (18:44 +0100)
committerMarcelina Kościelnicka <mwk@0x04.net>
Wed, 26 Aug 2020 20:50:16 +0000 (22:50 +0200)
commit1a07b330f8220ce441cabce2b21633a12434229a
tree4c564ecf2f8ae5585c90756151ad7d15381f5400tree
parent4f2b78e19af3a2d342efe9780e220282b7a3a046commit | diff
intel_alm: Add multiply signedness to cells

Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
techlibs/intel_alm/common/dsp_map.v diff | blob | history
techlibs/intel_alm/common/dsp_sim.v diff | blob | history
techlibs/intel_alm/common/megafunction_bb.v diff | blob | history
techlibs/intel_alm/common/quartus_rename.v diff | blob | history
techlibs/intel_alm/synth_intel_alm.cc diff | blob | history
tests/arch/common/mul.v diff | blob | history
tests/arch/intel_alm/mul.ys diff | blob | history