projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 93d44bb) | patch
anlogic: add latch cells
authorIcenowy Zheng <icenowy@aosc.io>
Tue, 25 Dec 2018 14:47:46 +0000 (22:47 +0800)
committerIcenowy Zheng <icenowy@aosc.io>
Tue, 25 Dec 2018 14:47:46 +0000 (22:47 +0800)
commit1b369442995ea3f83d0d0445bb34c8f8115c10a3
tree49d7c8584cdc50641ac9f4ddcd4b7fec87e4eb7ftree
parent93d44bb9a613b46a80642b8ce71295db18fadbc5commit | diff
anlogic: add latch cells

Add latch cells to Anlogic cells replacement library by copying other
FPGAs' latch code to it.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
techlibs/anlogic/cells_map.v diff | blob | history