projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 487e8d8) | patch
sim.pysim: write the next, not curr signal value to the VCD file
authorJacob Lifshay <programmerjake@gmail.com>
Mon, 13 Jul 2020 02:10:01 +0000 (19:10 -0700)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 31 Dec 2021 14:52:52 +0000 (14:52 +0000)
commit1b40609bf4899241567b6eec00397ee90bb423aa
tree73cd37676e13c8bbe85a0464289cb317c5596e3ctree
parent487e8d89dc132ef05efae3709572e2e525742ff4commit | diff
sim.pysim: write the next, not curr signal value to the VCD file

This is a temporary fix for #429.
nmigen/sim/pysim.py diff | blob | history