projects / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c066429) | patch
mips.md (andsi3): Force operand 1 to a register too.
authorAlexandre Oliva <aoliva@redhat.com>
Mon, 18 Mar 2002 19:17:27 +0000 (19:17 +0000)
committerAlexandre Oliva <aoliva@gcc.gnu.org>
Mon, 18 Mar 2002 19:17:27 +0000 (19:17 +0000)
commit1bfbbbcf9d24810576bee99bb4551331ad412c12
tree6c066f2a51a6177bcb00b53068257b6fc1f84154tree
parentc066429ee425b13780ac3e41bc6173687b46689ecommit | diff
mips.md (andsi3): Force operand 1 to a register too.

* config/mips/mips.md (andsi3) [TARGET_MIPS16]: Force operand 1 to
a register too.
(anddi3, iorsi3): Likewise.

From-SVN: r50988
gcc/ChangeLog diff | blob | history
gcc/config/mips/mips.md diff | blob | history