projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 846b806) | patch
create ldsp immediate offset overrides
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 6 Oct 2018 09:24:25 +0000 (10:24 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 6 Oct 2018 09:24:25 +0000 (10:24 +0100)
commit1c35bd706f38198f65b0001552cd6a37c9bb066c
tree487799904529c78af1e59a6d108c4f428ea15101tree
parent846b8068a346a44f226ab4629ddb2a27b85964b3commit | diff
create ldsp immediate offset overrides

this allows C.LWSP/C.LDSP to do predicated load/stores from contiguous
blocks of memory
id_regs.py diff | blob | history
riscv/sv.cc diff | blob | history
riscv/sv_decode.h diff | blob | history
Simple-V augmented version of spike