projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 96fdb20) | patch
arch-arm: MISCREG_ICC_BPR1_EL1 using AA64 banking
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Mon, 2 Sep 2019 14:28:58 +0000 (15:28 +0100)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Fri, 6 Sep 2019 20:00:34 +0000 (20:00 +0000)
commit1e1d5e247ecc55dc3d92875ca5ec6ae70879d8c1
tree4d96d7b40b555524d74eaeda92bc45bb9e4a3f7atree
parent96fdb20871b16782ed405e58e9d9cc005d661b21commit | diff
arch-arm: MISCREG_ICC_BPR1_EL1 using AA64 banking

Change-Id: Ib30c7a49490f05f88ddfd7572dd360cb92647f81
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20625
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/miscregs.cc diff | blob | history