projects / libre-riscv-dev.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2fe04a6) | patch
[libre-riscv-dev] [Bug 370] need a way to co-simulate hardware, qemu, microwatt,...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Mon, 8 Jun 2020 22:03:38 +0000 (22:03 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Mon, 8 Jun 2020 22:03:40 +0000 (23:03 +0100)
commit1e4ba9ae44ca556bcbc51cbb6e3618f87665fdc7
tree22075f15922caf107e1cd2d211fead7979416bd7tree
parent2fe04a66e52b9cb1a7776b648211a0a9fa949fd0commit | diff
[libre-riscv-dev] [Bug 370] need a way to co-simulate hardware, qemu, microwatt, simulator, side-by-side
14/72438f0aaba8d88f8ba0e2e9f77967c8b27d9e [new file with mode: 0644] blob
Libre RISC-V Mailing list Archives (accessible via public-inbox)