projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f82d42c) | patch
Fix 2 bugs in Debug ROM: (#52)
authorTim Newsome <tim@sifive.com>
Thu, 9 Jun 2016 17:18:32 +0000 (10:18 -0700)
committerAndrew Waterman <waterman@eecs.berkeley.edu>
Thu, 9 Jun 2016 17:18:32 +0000 (10:18 -0700)
commit1ec78cfedd16abb0095f9e77f2700af24522345d
tree6044dc36db88506a73efdb9ae4f55683f966d820tree
parentf82d42cdefb72f23a5a98b7d93413caec7bf5c8dcommit | diff
Fix 2 bugs in Debug ROM: (#52)

1. Debug ROM wasn't actually writing 0xffffffff to the last word in
Debug RAM after an exception happened.
2. Fix a race where debug interrupts were cleared before that write
would have happened, so a debugger (gdbserver.cc in this case) might get
the wrong idea about whether an exception happened or not.

Why wasn't this wreaking havoc before?
debug_rom/debug_rom.S diff | blob | history
debug_rom/debug_rom.h diff | blob | history
Simple-V augmented version of spike