projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 127484e) | patch
verilog: error on macro invocations with missing argument lists
authorZachary Snow <zach@zachjs.com>
Thu, 18 Feb 2021 17:04:02 +0000 (12:04 -0500)
committerZachary Snow <zach@zachjs.com>
Fri, 19 Feb 2021 14:18:41 +0000 (09:18 -0500)
commit220cb1f7bbf6405117b953526c50a21a5ef5788f
treec3fe7d79380e9bf2c73c56543f5461715e0a0395tree
parent127484e675538fbaeca1f6e53ba264a1f02e9cf6commit | diff
verilog: error on macro invocations with missing argument lists

This would previously complain about an undefined internal macro if the
unapplied macro had not already been used. If it had, it would
incorrectly use the arguments from the previous invocation.
frontends/verilog/preproc.cc diff | blob | history
tests/verilog/macro_unapplied.ys [new file with mode: 0644] blob
tests/verilog/macro_unapplied_newline.ys [new file with mode: 0644] blob