projects / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 53c12e8) | patch
rs6000.h (REG_CLASS_CONTENTS): Add VRSAVE bit to ALL_REGS.
authorAldy Hernandez <aldyh@redhat.com>
Fri, 9 Nov 2001 22:34:47 +0000 (22:34 +0000)
committerAldy Hernandez <aldyh@gcc.gnu.org>
Fri, 9 Nov 2001 22:34:47 +0000 (22:34 +0000)
commit2473ee110ff4c7159e9db97aa15df313be56dbbd
tree258ef840293a512bfb9d61097cc00f908ec1126dtree
parent53c12e8dfc994f0fabccfb8c94cb35f1b59b7f2fcommit | diff
rs6000.h (REG_CLASS_CONTENTS): Add VRSAVE bit to ALL_REGS.

2001-11-09  Aldy Hernandez  <aldyh@redhat.com>

        * rs6000.h (REG_CLASS_CONTENTS): Add VRSAVE bit to ALL_REGS.
(CONDITIONAL_REGISTER_USAGE): Disable AltiVec registers unless
generating altivec code.
(FIXED_REGISTERS): VRSAVE is fixed.
(CALL_USED_REGISTERS): VRSAVE is call used.

From-SVN: r46895
gcc/ChangeLog diff | blob | history
gcc/config/rs6000/rs6000.h diff | blob | history