projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dd07a0a) | patch
Don't let python convert lane number to float.
authorPiotr Esden-Tempski <piotr@esden.net>
Fri, 20 Mar 2020 01:12:41 +0000 (18:12 -0700)
committerPiotr Esden-Tempski <piotr@esden.net>
Fri, 20 Mar 2020 01:12:41 +0000 (18:12 -0700)
commit279886721b4b6c365ec1f64974fea3a4aec83b51
tree8f416d9e73092164f5be46716516b1ac7eb22d9ftree
parentdd07a0ad2fbe28cd3688b6ca85c808f4e55d0446commit | diff
Don't let python convert lane number to float.

While at it also:
* Don't multilane for reg >= 8 bit width.
* Only check if we should switch to multilane after finding min field width.
litex/soc/doc/csr.py diff | blob | history