projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 722b387) | patch
hdl.ir: allow ClockSignal and ResetSignal in ports.
authorwhitequark <whitequark@whitequark.org>
Sun, 13 Oct 2019 03:39:56 +0000 (03:39 +0000)
committerwhitequark <whitequark@whitequark.org>
Sun, 13 Oct 2019 03:39:56 +0000 (03:39 +0000)
commit29253295eea810a670a3d627be02ab14a692cfbb
tree30d0789ea525a8943a9c35461248d63fa2bc8d64tree
parent722b3879f4398b869ec05025c5af767c5a8a431fcommit | diff
hdl.ir: allow ClockSignal and ResetSignal in ports.

Fixes #248.
nmigen/hdl/ir.py diff | blob | history
nmigen/hdl/xfrm.py diff | blob | history
nmigen/test/test_hdl_ir.py diff | blob | history