projects / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 629ceb9) | patch
re PR target/10982 ([arm] poor optimisation of "if (var & const)")
authorRichard Earnshaw <rearnsha@arm.com>
Sun, 16 May 2004 22:22:49 +0000 (22:22 +0000)
committerRichard Earnshaw <rearnsha@gcc.gnu.org>
Sun, 16 May 2004 22:22:49 +0000 (22:22 +0000)
commit2a2789d84a3fe34c9db7e4c4673479bc79b32ba2
tree7f150614df20af12712a9022b25de33381136de7tree
parent629ceb937ac50b7ef41f48fdfba3e1f5a55c6068commit | diff
re PR target/10982 ([arm] poor optimisation of "if (var & const)")

PR target/10982
* arm.md (ne_zeroextractsi): Convert to insn-and-split.
(ne_zeroextractsi_shifted): New pattern.
(ite_ne_zeroextractsi): New pattern.
(ite_ne_zeroextractsi_shifted): New pattern.

From-SVN: r81926
gcc/ChangeLog diff | blob | history
gcc/config/arm/arm.md diff | blob | history