projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fa4be29) | patch
arch-arm: Add set_reg_idx_arr to SveStructMemSIMicroopDeclare
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Sun, 24 Jan 2021 17:01:24 +0000 (17:01 +0000)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Mon, 25 Jan 2021 09:13:06 +0000 (09:13 +0000)
commit2d2f227e1d95e428a51b230611ed42e02a7f8fe1
tree84d17881ae4307ddb2aafdabb562a5dd6c19c9fbtree
parentfa4be29d1749d2fb2fff72ef949d14bf400fd970commit | diff
arch-arm: Add set_reg_idx_arr to SveStructMemSIMicroopDeclare

This should have been part of:

https://gem5-review.googlesource.com/c/public/gem5/+/38381

Change-Id: I1914fdcd0382fc95dcead2eafa09de12a43776ab
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/39635
Reviewed-by: Gabe Black <gabe.black@gmail.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/isa/templates/sve_mem.isa diff | blob | history