soc/interconnect/packet: fix synthesis (synthesis tools can do all sort of optimizati...

soc/interconnect/packet: fix synthesis (synthesis tools can do all sort of optimizations, but we still need to provide valid verilog :))