projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a8fe040) | patch
$mem cell in verilog backend : grouped writes by clock
authorluke whittlesey <luke.whittlesey@gmail.com>
Mon, 8 Jun 2015 21:35:40 +0000 (17:35 -0400)
committerluke whittlesey <luke.whittlesey@gmail.com>
Mon, 8 Jun 2015 21:35:40 +0000 (17:35 -0400)
commit2f90499e3db061e07fbe6cc544d7f888db34eb6d
tree9af4a1d67252be260d214c858e215570169dd890tree
parenta8fe0409062cb214d61d527ad2060c1f3d585026commit | diff
$mem cell in verilog backend : grouped writes by clock
backends/verilog/verilog_backend.cc diff | blob | history
tests/bram/run-single.sh diff | blob | history