git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: aaf9697) | patch

author	Andrew Waterman <waterman@cs.berkeley.edu>
	Tue, 26 Mar 2013 05:38:32 +0000 (22:38 -0700)
committer	Andrew Waterman <waterman@cs.berkeley.edu>
	Tue, 26 Mar 2013 05:38:32 +0000 (22:38 -0700)
commit	30a89f79b31b101b3ce4481e502e2e7d2529746c
tree	258fb08ac6d15c251a231a111acae12622ef57bf	tree
parent	aaf96970cc4b324d8b767c871e682cd9b669eada	commit \| diff

truncate effective addresses in rv32

also, employ a more efficient instruction dispatch based upon rv32 mode.

24 files changed:

.gitignore		diff \| blob \| history
riscv/decode.h		diff \| blob \| history
riscv/dispatch		diff \| blob \| history
riscv/dispatch.h	[deleted file]	blob \| history
riscv/insns/fld.h		diff \| blob \| history
riscv/insns/flw.h		diff \| blob \| history
riscv/insns/fsd.h		diff \| blob \| history
riscv/insns/fsw.h		diff \| blob \| history
riscv/insns/lb.h		diff \| blob \| history
riscv/insns/lbu.h		diff \| blob \| history
riscv/insns/ld.h		diff \| blob \| history
riscv/insns/lh.h		diff \| blob \| history
riscv/insns/lhu.h		diff \| blob \| history
riscv/insns/lw.h		diff \| blob \| history
riscv/insns/lwu.h		diff \| blob \| history
riscv/insns/sb.h		diff \| blob \| history
riscv/insns/sd.h		diff \| blob \| history
riscv/insns/sh.h		diff \| blob \| history
riscv/insns/sw.h		diff \| blob \| history
riscv/insns/vf.h		diff \| blob \| history
riscv/interactive.cc		diff \| blob \| history
riscv/mmu.cc		diff \| blob \| history
riscv/mmu.h		diff \| blob \| history
riscv/processor.cc		diff \| blob \| history

Simple-V augmented version of spike