projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 694a8f7) | patch
Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes #1220
authorClifford Wolf <clifford@clifford.at>
Thu, 5 Sep 2019 11:51:53 +0000 (13:51 +0200)
committerClifford Wolf <clifford@clifford.at>
Thu, 5 Sep 2019 11:51:53 +0000 (13:51 +0200)
commit30f1ac7ce9c44ac5cbd4ad7e389264246a1e3306
tree98a5d666279a6a767472b63e50edf450ed410ff7tree
parent694a8f75cf7a8bcf86a421ca6c9fe3560b1e2a0fcommit | diff
Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes #1220

Signed-off-by: Clifford Wolf <clifford@clifford.at>
README.md diff | blob | history
passes/techmap/techmap.cc diff | blob | history