projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8c37d20) | patch
annoyingly, have to modify rv_mulhu to take source reg width as basis
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 8 Nov 2018 11:08:18 +0000 (11:08 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 8 Nov 2018 11:08:18 +0000 (11:08 +0000)
commit327721cc70ca8f32c185fe6dc0519233e09671ec
tree2b25a73699cbb4489b8418bca91b52a99bc3e5c2tree
parent8c37d208b7e9ff5ab3441627abd91b1bad6ddb1fcommit | diff
annoyingly, have to modify rv_mulhu to take source reg width as basis
riscv/sv_insn_redirect.cc diff | blob | history
Simple-V augmented version of spike