projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d0a1ad0) | patch
whoops dont need separate SVSETVL/SVGETVL CSRs
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 02:14:15 +0000 (03:14 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 02:14:15 +0000 (03:14 +0100)
commit32c0f26872c2ff705345b807d8353c8a3d46209d
tree6f1ecb79e202d95155414b7dbf71eb4daac60de7tree
parentd0a1ad054793d1e39d1dc9c2f3b61235c318223dcommit | diff
whoops dont need separate SVSETVL/SVGETVL CSRs

also add SVREALVL which is needed for state context save/restore
riscv/encoding.h diff | blob | history
riscv/insns/csrrw.h diff | blob | history
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike