projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: af4444e) | patch
Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v
authorClifford Wolf <clifford@clifford.at>
Sun, 7 Apr 2013 14:42:29 +0000 (16:42 +0200)
committerClifford Wolf <clifford@clifford.at>
Sun, 7 Apr 2013 14:42:29 +0000 (16:42 +0200)
commit32dbf7752d5ae41966bf19773bf8561b538fe8f0
treebd388e8adfa4d4ccaef087048e9a1022fc60fe52tree
parentaf4444e5b96e133f0c64b931759acf5df86475adcommit | diff
Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v
techlibs/simlib.v diff | blob | history