projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2227300) | patch
arch-arm, dev-arm: MISCREG_ICC_AP1R0_EL1 using AA64 banking
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Fri, 23 Aug 2019 14:56:32 +0000 (15:56 +0100)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Fri, 6 Sep 2019 20:00:34 +0000 (20:00 +0000)
commit34f1b771ed911ac8dc9f02ded63add7de3c263ed
tree3c504926f9c8253c47a3af43d7c84f3a14193c45tree
parent22273000d0cd8b695c4dea9613c649f764ed94eacommit | diff
arch-arm, dev-arm: MISCREG_ICC_AP1R0_EL1 using AA64 banking

Change-Id: Ide93464f62288fbe8f409f718487a15512c01295
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20627
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/miscregs.cc diff | blob | history
src/dev/arm/gic_v3_cpu_interface.cc diff | blob | history