projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ffd9b75) | patch
vendor.xilinx_7series: byte swap generated bitstream
authorNorbert Braun <norbert@xrpbot.org>
Mon, 2 Nov 2020 21:00:17 +0000 (22:00 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 31 Dec 2021 15:19:14 +0000 (15:19 +0000)
commit34feb6b236da71f7943725e7d0641c8bcdd9ad89
treed2a282ea7069e4a24b2b4f224711ee84bac0ed69tree
parentffd9b759ac6342b5d16a56a187b07d28c7a5c4dccommit | diff
vendor.xilinx_7series: byte swap generated bitstream

The Zynq driver in the FPGA Manager framework on Linux expects bitstreams that
are byte swapped with respect to what the Vivado command
`write_bitstream -bin_file` produces. Thus, use the `write_cfgmem` command with
appropriate options to generate the bitstream (.bin file).

Fixes #519.
nmigen/vendor/xilinx_7series.py diff | blob | history