projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 46ce93e) | patch
i965: Update compute workgroup size limit calculation for SIMD32.
authorFrancisco Jerez <currojerez@riseup.net>
Tue, 26 Apr 2016 00:02:25 +0000 (17:02 -0700)
committerFrancisco Jerez <currojerez@riseup.net>
Sat, 28 May 2016 06:29:06 +0000 (23:29 -0700)
commit357495b94dad4101a5491ed30782574162de58db
tree49fb91e4ef528435922571ee3754383193125fc4tree
parent46ce93ed22891455dbe3eb4c69f5eddd2a7dcf00commit | diff
i965: Update compute workgroup size limit calculation for SIMD32.

This should have the side effect of enabling the ARB_compute_shader
extension on Gen8+ hardware and all Gen7 platforms that didn't
previously expose it (VLV and IVB GT1) due to the number of hardware
threads per subslice being insufficient in SIMD16 mode.

v2: Bump workgroup size limit for GLES too (Jordan).

Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
src/mesa/drivers/dri/i965/brw_context.c diff | blob | history