projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 596cbe1) | patch
ARM: Decode to specialized conditional/unconditional versions of instructions.
authorGabe Black <gblack@eecs.umich.edu>
Wed, 2 Jun 2010 17:58:17 +0000 (12:58 -0500)
committerGabe Black <gblack@eecs.umich.edu>
Wed, 2 Jun 2010 17:58:17 +0000 (12:58 -0500)
commit358fdc2a40e8a455f508532b47e55f3252053805
tree4641a564de6d0ce42a372be77e35cde55e2c177ctree
parent596cbe19d4591b900acc022ff5a38fc7ee9a5df7commit | diff
ARM: Decode to specialized conditional/unconditional versions of instructions.

This is to avoid condition code based dependences from effectively serializing
instructions when the instruction doesn't actually use them.
src/arch/arm/insts/pred_inst.hh diff | blob | history
src/arch/arm/isa/formats/pred.isa diff | blob | history
src/arch/arm/isa/insts/data.isa diff | blob | history
src/arch/arm/isa/insts/macromem.isa diff | blob | history
src/arch/arm/isa/insts/mem.isa diff | blob | history
src/arch/arm/isa/insts/misc.isa diff | blob | history
src/arch/arm/isa/insts/mult.isa diff | blob | history
src/arch/arm/isa/operands.isa diff | blob | history
src/arch/arm/isa/templates/pred.isa diff | blob | history