projects / libre-riscv-dev.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 962c8ae) | patch
Re: [libre-riscv-dev] processor and soc naming
authorImmanuel, Yehowshua U <yimmanuel3@gatech.edu>
Wed, 11 Mar 2020 22:17:06 +0000 (22:17 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Wed, 11 Mar 2020 22:17:18 +0000 (22:17 +0000)
commit38b22f32504a3c9a42b436491caf39237e113d4e
tree3f74ce746021f19e8c692a392730fc7d3981f1b9tree
parent962c8ae428958c47613e90f2ff7a7e2ccedb1c10commit | diff
Re: [libre-riscv-dev] processor and soc naming
3e/18120edea1933ebf3d52f24bcd03ee284bf3e8 [new file with mode: 0644] blob
Libre RISC-V Mailing list Archives (accessible via public-inbox)