projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 511832a) | patch
interconnect/wishbone/DownConverter: skip accesses on slave when sel==0 and simplify.
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Mon, 1 Jun 2020 09:03:08 +0000 (11:03 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Mon, 1 Jun 2020 09:06:23 +0000 (11:06 +0200)
commit395af900fd6033d7b146e08a99b87c17840cf5d0
tree16537e3ab1e565a981bf69a13493197742c77ce1tree
parent511832a911cbe3f36e78c97d5c642155fb2a74dacommit | diff
interconnect/wishbone/DownConverter: skip accesses on slave when sel==0 and simplify.

Improve efficiency for 64-bit CPU accessing only the 32-bit LSBs/MSBs.
litex/soc/interconnect/wishbone.py diff | blob | history