projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 55a10a1) | patch
arch-arm: Replace NumFloatV8ArchRegs with NumVecV8ArchRegs
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Mon, 18 Nov 2019 13:19:49 +0000 (13:19 +0000)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Tue, 10 Dec 2019 10:15:05 +0000 (10:15 +0000)
commit3a5ff476ffdcfcef2a6d0427d9add590984596e7
tree6e3992c2a60ddeea4322b1f9ac04800de37de5e7tree
parent55a10a13f93ed5bbc12790bfcbdfbbf1975f0211commit | diff
arch-arm: Replace NumFloatV8ArchRegs with NumVecV8ArchRegs

gem5-ARM is not using floatRegs anymore and moved towards the
vecRegs register file (which is used for SIMD&FP + SVE instructions)

Change-Id: I41cfbe10565e4e0db838f98626310a5b14edadb9
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/23103
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/insts/macromem.cc diff | blob | history
src/arch/arm/kvm/armv8_cpu.cc diff | blob | history
src/arch/arm/registers.hh diff | blob | history